.....

| Issue No. | : | EZJ06051104 |
|--------------------|---|-------------------|
| Date of Issue | : | May 11.2006 |
| Classification | : | ■ New □ Changed □ |

PRODUCT SPECIFICATION FOR APPROVAL


| Product Description | : | MULTILAYER VARISTOR , CHIP TYPE |
|---------------------|---|---------------------------------|
| Product Part Number | : | E Z J Z 0 V 3 9 0 1 0 |

| Customers Part Number | : | |
|-----------------------|---|----------------------------------|
| Country of Origin | : | Japan |
| Applications | : | Consumer Type Electric Equipment |

If you approve this specification, please fill in and sign the below and return 1 copy to us.

| Approval No | : | | |
|---------------|---|-------------|--|
| Approval Date | : | | |
| Excecuted by | : | | |
| | | (signature) | |
| Title | : | | |
| Dept. | : | | |
| | | | |

| | Prepared by : | Engineering Section |
|--|------------------------|------------------------|
| Capacitor Business Unit | Phone : +8 | 1-123-22-8758 (Direct) |
| Panasonic Electronic Devices Co.,Ltd. | Fax :+8 | 1-123-22-1261 (Direct) |
| 25.Kohata-nishinakaUji City , Kyoto, Japan | | |
| | Contact Person : | Y.Sasaki |
| | Title : | Engineer |
| Phone : +81-774-33-2292(Representative) | | |
| Fax : +81-774-33-4251 | Authorized by : | T.Kawamura |
| | Title : | Manager of Engineering |
| If there is a question, please ask the engineering sec | ction about it directl | y Panasonic |



| CLASSIFICATION | SPECIFICATIONS | No. 151S-EZJ-KZG195E |
|----------------|-----------------------------------|-------------------------|
| SUBJECT | Multilayer Varistor , Chip Type | PAGE 1 of 5 |
| | Common Specification(EZJZ Series) | DATE 11 May, 2006 |
| 1. Information | | |

1-1.Applicable laws and regulations

(1) Any ozone-depleting substances listed in the Montreal Protocol are not used in the manufacturing processes for parts and materials used in this product.

- (2) PBB and PBDE are intentionally excluded from materials used in this product.
- (3) All the materials used in this product are registered materials under the Law Concerning Examination and Regulation of Manufacture and Handling of Chemical Substances.
- (4) This product complies with the RoHS, DIRECTIVE 2002/95/EC on the Restriction of the use of certain Hazardous Substances in electrical and electronic equipment.
- (5) This product is exported with export procedures under export related laws and regulations such as the Foreign Exchange and Foreign Trade Law.

1-2.Limitation in Applications

This product was designed and manufactured for general-purpose electronic equipment such as household, office, information & communication equipment. When the following applications, which are required higher reliability and safety because the trouble or malfunction of this product may threaten the lives and/or properties, are examined, separate specifications suitable for the application should be exchanged.

· Aerospace / Aircraft equipment, Warning / Antitheft equipment, Medical equipment, Transport equipment (Motor vehicles, Trains, Ship and Vessel), Highly public information processing equipment, Others equivalent to the above.

1-3. Production factory

- (1) Panasonic Electronic Devices Hokkaido Co., Ltd.
- (2) Tianjin Matsushita Electronic Components Co., Ltd.(TMCOM)

2. Scope

2-1. This specification applies common specification to multilayer varistor/chip type . If there is a difference between this common specification and any individual specifications, priority shall be given to the individual specifications.

2-2. This product shall be used for general-purpose electronic equipment such as audiovisual, household, office, information & communication equipment.

Unreasonable applications may accelerate performance deterioration or short/open circuits as failure modes affecting the life end. Adequate safety shall be ensured especially for product design required a high level of safety with the following considerations. 1) Previously examine how a single trouble in this product affects the end product.

2) Design a protection circuit as Failsafe-design to avoid unsafe system resulting from a single trouble with this product.

2-3. Whenever a doubt about safety arises from this product, immediately inform us for technical consultation without fail, please.

3. Part Number Code

| 123 | 4 | 5 | 6 | 789 | 10 | 11 | 12 |
|--------------|--------|---|---|-------------------|----|----|-----|
| | | | | <u>390</u> (5) | | _ | (8) |
| 3-1.Common C | ode (1 |) | | | | | |


EZJ : Multilayer Varistor , Chip Type

- 3-2.Series Code(2)
- Z:EZJZ series
- 3-3.Size Code(3)
- Z:0201(EIA) 0:0402(EIA) 1:0603(EIA)
- 3-4.Packaging Styles (4)
- Shown in Individual Specification.
- 3-5.Varistor voltage (5)

The first two digits are significant figures and third one denotes the number of zeros following.

| | | | | 1 |
|--|------------|------------|----------|---|
| | APPROVAL | CHECK | DESIGN | |
| Panasonic Electronic Devices Co., Ltd. | Y.Sakaguti | T.Kawamura | Y.Sasaki | |

| CLASSIFICATIO | N SPECIFICATIONS | | | No. 151S-EZJ-KZG195 |
|------------------|--|--------|--------|------------------------|
| SUBJECT | Multilayer Varistor, Chip Type | | | PAGE 2 of 5 |
| | Common Specification(EZJZ Series) | | | DATE 24 Apr,2006 |
| 3- 6.Capacitanc | e Code (6) | | | • |
| - | R:20pF C:22pF D:27pF P:33pF S:39pF | T:43pF | E:47pF | |
| G:100pF | | | | |
| | less are displayed a top 2 figures using 10 or 11 figures. | | | |
| For exa | | | | |
| 3- 7.Design Coo | de (7) Individual Specification. | | | |
| 3- 8.Special Cod | • | | | |
| • | ndividual Specification. | | | |
| • | | | | |
| None | Capacitance Tolerance : max. | | | |
| В | Capacitance Tolerance : +/- 0.10pF | | | |
| С | Capacitance Tolerance : +/- 0.25pF | | | |
| D | Capacitance Tolerance : +/- 0.50pF | | | |
| К | Capacitance Tolerance : +/- 10% | | | |
| М | Capacitance Tolerance : +/- 20% | | | |
| | | | | |
| | | | | |
| 4. Structure | | | | |
| The structure | shall be in a monolithic form as shown in Fig.1. | | | |
| | Fig.1 | | | |
| | | | Ţ | able 1 |
| | | N | 0. | Name |



| | Table 1 | | | | | |
|----------|-------------------------|--|--|--|--|--|
| No. Name | | | | | | |
| | Semiconductive ceramics | | | | | |
| | Inner electrode | | | | | |
| | Substrate electrode | | | | | |
| | Intermediate electrode | | | | | |
| | External electrode | | | | | |

SUBJECT

SPECIFICATIONS

Multilayer Varistor , Chip Type

Common Specification(EZJZ Series)

No. 151S-EZJ-KZG195E PAGE 3 of 5 DATE

24 Apr,2006

| NI | ^ | | Table 2 | T (N () |
|----|------------------------------|-----------------|--|--|
| No | | | Performance | Test Method |
| 1 | Appearance | | There shall be no defects which affect the life and use. | With a magnifying glass (3 times). |
| 2 | Dimensions | | Shown in Individual Specification. | With slide calipers and a micrometer. |
| 3 | Maximum allowable voltage | e | Shown in Individual Specification. | The maximum DC voltage that can be app continuously in the specified operating to perature. |
| 4 | Varistor voltage | | Shown in Individual Specification. | The voltage between two terminals with specified measuring current CmA DC applie called Vc or VcmA. The measurement sha made as fast as possible to avoid heat a tion. |
| 5 | Capacitance | | Shown in Individual Specification. | Measuring Measuring Frequency Voltage |
| | | | | 1MHz+/-10% 1.0+/-0.5Vrms |
| | | | | Our Measurement instrument is shown in Table 3 |
| 6 | Clamping voltage | e | Shown in Individual Specification. | The maximum voltage between two termi with the specified impulse current(8/20uS). |
| 7 | Maximum peak current | | Shown in Individual Specification. | The maximum current at less than +/-10% varistor voltage change when impulse rent(8/20uS) is applied two times continuo with the interval of 5 minutes. |
| 8 | Maximum ESD | | Shown in Individual Specification. | The maximum voltage value whose insula resistance value between the terminals of varistor is 1.0E10 ⁵ ohms or more when it presses each ESD specified for rating positive/negative at intervals of 1 – 2 secon |
| 9 | - | Appear- ance | There shall be no cracks and other mechanical damage. | After soldering capacitor on the substrate 1 of bending shall be applied for 5 seconds. Bending speed : 1mm/s (shown in Fig. 2) |
| | | | | 20 R 3 4 0 45±2 45±2 Unit:mm |
| 10 | Solderability | | More than 75% of the soldered area of both terminal electrodes shall be covered with fresh solder. | Solder temperature : 230+/-5°C Dipping period : 4+/-1s Dip the specimen in solder so that both term electrodes are completely submerged. Use solder H63A(JIS-Z-3282). For the flux rosin (JIS-K-5902) of ethanol solution of a c centration of about 25% by weight. Use tweezers for the holder to dip the sp men. |
| | | | (continue) | |
| | | | | |

CLASSIFICATION

SUBJECT

SPECIFICATIONS

Multilayer Varistor, Chip Type

Common Specification(EZJZ Series)


No. 151S-EZJ-KZG195E PAGE 4 of 5 DATE 24 Apr,2006

| Table 2 | | | | | | | |
|---------|--|--|---|--|---|--------------------------------------|--|
| No | Conte | ents | Performance | Test Method | | | |
| 11 | Tempera- ture cycle | Appear- ance Varistor voltage | There shall be no cracks and other mechanical damage. dVc/Vc : Within +/- 10.0% | in Fig.1. perature period sh Regardin | e specimen to the testing Condition the specimen from step 1 to 4 in this nown in the table below. Ig this conditioning as or rcles continuously. | to each tem- order for the | |
| | | | | Step | Temperature (°C) Minimum operation | Period (min.) 30+/-3 | |
| | | | | 1 | temperature +/- 3 Room temperature | 30+/-3 3 max. | |
| | | | | 3 | Maximum operation temperature +/-5 | 30+/-3 | |
| | | | | 4 | Room temperature | 3 max. | |
| 12 | Damp Heat Laod (Moisture Resistant Loading) | Appear- ance Varistor voltage | There shall be no cracks and other mechanical damage. dVc/Vc : Within +/- 10.0% | condition and norm Thereafte Test te Relativ Laod : | timen shall be subjected to s and then stored at room hal humidity for 1 to 2 hou er,the change of V shall b mperature : 40+/-2°C re humidity : 90 to 95% Maximum allowable volta eriod : 500+24/0 h | n temperature irs. e measured. | |
| 13 | High Tem- perature Laod (High Tem- perature Resistant Loading) | Appear- ance Varistor voltage | There shall be no cracks and other mechanical damage. dVc/Vc : Within +/- 10.0% | condition and norm Thereafte Test te Laod : | timen shall be subjected to s and then stored at roon nal humidity for 1 to 2 hou er,the change of V shall b mperature : 85+/-2°C Maximum allowable volta eriod : 500+24/0 h | n temperature Irs. e measured. | |

When uncertainty occurs in the weather resistance characteristic tests (temperature cycle, moisture resistance, moisture resistant loading, high temperature resistant loading), the same tests shall be performed for the capacitor itself.

Table 3

| | Our Measurement instrument | |
|---------------------------|--|--|
| Measuring Instrument | $\begin{array}{lll} \mbox{Nominal Cap.} \leq 10 \mu \mbox{F} & : 4278 \mbox{A 1kHz/1MHz Capacitance Meter (Agilent Technologies)} \\ \mbox{Nominal Cap.} > 10 \mu \mbox{F} & : 4284 \mbox{A Precision LCR Meter (Agilent Technologies)} \end{array}$ | |
| Measuring mode | Parallel Mode | |
| Recommended measuring jig | 16034E Test Fixture (Agilent Technologies) | |



| CLASSIF | FICATION | SPECIFICATIONS | | No. 151S-E | ZJ-SCS001E |
|----------|--|---|--|---|---|
| SUBJEC | T | Multilayer Varistor , Chip Type | | PAGE | 1 of 9 |
| | Commo | n Specification (Precautions for Us | e) | DATE | 5 May, 2004 |
| | when subjected to se 'Rating and specified ' The following "Operat major consideration. If you have a question | s (hereafter referred to as "Varistors") may favere conditions of electrical, environmental 'Conditions" in the Specifications, resulting ing Conditions and Circuit Design" and "Pr about the "Precautions for Use", please cor | and/or mechanical st in burn out, flaming or recautions for Asseml | de in an open- ress beyond t glowing in the bly" shall be ta | circuit mode he specified worst case. aken in your |
| 2- 1.Cir | mode when subject specified "Rating and worst case. If it is used especia | Circuit Design tors (hereafter referred to as "Varistors") m ed to severe conditions of electrical, enviro d specified "Conditions" in the Specifications ally in the short state, there is a afraid that y short current. Please examine a protectior | onmental and/or mec s, resulting in burn ou at a circuit board ma | hanical stress t, flaming or gl y be damage | beyond the lowing in the |
| 2-1-2. | temperature rating. | re Range rating Temperature Range" in the Speci n of the Varistors shall be operated within the | | | |
| 2-1-3. | If voltage ratings are If high frequency vo | plication of be operated exceeding the specified "Max exceeded, the Varistors could result in failu ltage or fast rising pulse voltage is applied ing section before use. Such continuous app | re or damage. d continuously even v | vithin the "Rat | ed Voltage", |
| 2-1-4. | Design of Current ap When a varistor is ir generates heat and such as preparing a | a short state in the secondary circuit of a p there is a danger that a circuit board will b | power supply circuit e e damaged by fire. Pl | c., large curre ease fully exa | nt flows and mine safety, |
| 2-1-5. | specifications also in | ature of a varistor should become below th cluding a part for the temperature rise by so by the use circuit conditions of a varistor in | elf-generation of heat. | In addition, pl | ease check |
| 2-1-6. | (1) Environmental cc (a) To be expose (b) To be dew for (c) Under conditi | ot be operated and / or stored under the follo onditions ad directly to water or salt water | ulfide, sulfurous acid, o | chlorine and ar | nmonia Ins |
| | | | | | |
| Note | e; 01 Apr, 2005 | Change the company name. Previous : Matsushita Electronic C New : Panasonic Electronic I | • | 1. | |
| | | | | CHECK | DESIGN |
| | Panasonio | Electronic Devices Co., Ltd. | Y.Sakaguti | S.Endoh | Y.Sasaki |

Y.Sakaguti

| CLASSIFICATION | SI | PECIFICAT | IONS | ; | | | No. 151S-E | EZJ-SCS001E |
|--|---|--|--------------------------------|--------------------------------|---|----------------------------------|---------------|--------------|
| SUBJECT | Multilayer Varistor, Chip Type | | | | | | PAGE | 2 of 9 |
| | Common Specifi | cation (Pr | ecauti | ons fo | r Use) | | DATE 2 | 5 May, 2004 |
| When the Varistor's coefficien It shall b Capacitor 2-2-2. Design of (1) Recor of exc | of Printed Circuit Boar Varistors are mount reliabilities against "Te t between them. e carefully confirmed s. | ed and solde emperature C that the act ions are show aristors due to | ycles" a ual boa vn belo | and "He ard app w for pr | eat shock" beca blied does not coper amount c | ause of different deteriorate | ence in therm | al expansion |
| S S | MD | | - | | | ſ | ſ | Unit in mm |
| Land | | Type (EIA) | Con | nponent W | Dimension T | а | b | с |
| | ∨ ⊩- <u>}-</u> ѫ-Ю | 06 (0201) | 0.6 | 0.3 | 0.3 | 0.2 to 0.3 | 0.25 to 0.3 | 0.2 to 0.3 |

10 (0402)

11 (0603)

12 (0805)

1.0

1.6

2.0

0.5

0.8

1.25


0.5

0.8

0.6 to 1.25

b a Solder resist

[Array Type]



| | | | | | | | Unit in mm |
|--------|---------------------|------|------|---------|--------|--------|------------|
| Туре | Component Dimension | | - | 4 | | D | |
| (EIA) | L | W | Т | а | b | С | P |
| 12 | 2.0 | 1.25 | 0.85 | 0.55 | 0.5 | 0.2 | 0.4 |
| (0805) | 2.0 | 1.20 | 0.65 | to 0.75 | to 0.6 | to 0.3 | to 0.6 |

0.4 to 0.5

0.8 to 1.0

0.8 to 1.2

0.4 to 0.5

0.6 to 0.8


0.8 to 1.0

0.4 to 0.5

0.6 to 0.8


0.8 to 1.0


2-fold Array



Unit in mm Component Туре Dimension b с Ρ а (EIA) L W Т 11 0.3 0.45 0.3 0.54 1.37 1.0 0.6 (0504) to 0.4 to 0.55 to 0.4 to 0.74

(2) The size of lands shall be designed to be equal between the right and left sides. If the amount of solder on the right land is different from that on the left land, the component may be cracked by stress to one side of the component since the side with a larger amount of solder solidifies later at the time of cooling.






| CLASSIFICATION | SPECIFICATIONS | No. 151S-EZJ-SCS001E |
|----------------|--|-------------------------|
| SUBJECT | Multilayer Varistor , Chip Type | PAGE 3 of 9 |
| | Common Specification (Precautions for Use) | DATE 25 May, 2004 |

2-2-3. Applications of Solder Resist

Applications of Solder resist are effective to prevent solder bridges and to control amounts of solder on PC boards.

(1) Solder resist shall be utilized to equalize the amounts of solder on both sides.

(2) If the Varistors are arranged in succession, solder resist shall be used to divide the pattern in the mixed mounting with a component with lead wires or in the arrangement near a chassis etc. See the table below.



2-2-4. Component Layout


The Varistors / components shall be placed on the PC board so as to have both electrodes subjected to uniform stresses, or to position the component electrodes at right angles to the grid glove or bending line to avoid cracking in the Capacitors caused by the bending of the PC board after or during placing / mounting the Varistors / components on the PC board.

(1) The recommended layout of the Varistor to minimize mechanical stress caused by warp or bending of a PC board is as below.

| | NG Example | Recommended Example |
|--------------------------|------------|---|
| Warp of Circuit board | | Lay out the Varistor sideways against the stressing direction |

| CLASSIFICATION | SPECIFICATIONS | | No. 151S-EZJ-SCS001E |
|---|---|--|--|
| SUBJECT | Multilayer Varistor , Chip Ty | pe | PAGE 4 of 9 |
| | Common Specification (Precaution | s for Use) | DATE 25 May, 2004 |
| (3) The r the Va the o perfor Also t and th 2-2-5. Mounting If componer Solder b should be 3. Precautions for Also t and the or a should be | ake into account the layout of the Varistors he dividing/breaking method. Density and Spaces hents are arranged in too narrow spaces, the hts are affected by Solder bridges and halls. Each space between components is carefully determined. | Perforation | D D O O O O O O O O O O O O O O O O O O |
| and humic (2) If the stora chloride a Also, stora taped vers (3) The stora | tors shall be stored under 5 - 40°C and 20 - 7 dity. age place is humid, dusty, and contains corro nd ammonia, etc.), the solderability of the terr age in a place subjected to heating or expose sion and/or components sticking to tapes, whi ge period shall be within 6 months. Products ity before use. | osive gasses (hydrogen sulfide, su ninal electrodes may deteriorate. ed to direct sunlight causes deforr ch results in troubles at the time o | Ilfurous acid, hydrogen ned tapes and reels of f mounting. |
| land durin (2) If the amo (3) If the adhe (4) Adhesives electrodes max. (5) If curing is electrodes | Mounting int and viscosity of an adhesive for mounting g it's curing. unt of adhesive is insufficient for mounting, th esive is too low in its viscosity, the Varistors m s for mounting can be cured by ultraviolet s of the Varistors from oxidizing, the curing s insufficient, the Varistor may fall after or duri s may deteriorate due to moisture absorption. ufficiently examined. | e Varistor may fall after or during s ay be out of alignment after or dur or infrared radiation. In order to hall be dune at conditions of 160 ng soldering. Also insulation resist | soldering. ing soldering. o prevent the terminal °C max., for 2 minutes ance between terminal |
| impact loa nozzles at (2) The maint (3) If the botto time of mo The follow (a) Set an correct (b) Set the (c) For do bendin shown (d) Adjust (4) The closin of positior | unting the Varistors/components on a PC bo ads such as mechanical impact or stress in the the time of mounting. renance and inspections for Chip Mounter mu om dead center of the vacuum nozzle is too | e positioning, pushing force and d st be performed regularly. low, the Varistor is cracked by an r your reference in use. uum nozzles to the upper surface me of mounting to 1 to 3 N in station on the rear surface of the PC mpact of the vacuum nozzles. Th d center at the time of mounting is controlled and the maintenance, cl prevent chipping or cracking of th | excessive force at the of the PC board after c load. board to suppress the e typical examples are not too low. necks and replacement |

| CLASSIFICATION SPECIFICATIONS No. 151S-EZJ-SCS001E | | | | | | |
|---|---|---|---|---|--|--|
| SUBJECT | Mul | tilayer Varistor, Chip Type | | PAGE 5 of 9 | | |
| | Common S | pecification (Precautions for U | Jse) | DATE 25 May, 2004 | | |
| | | ozzle shall be adjusted so that the e PC board shall be supported by me | | | | |
| | | NG Examples | Improved Examples | by pattern division | | |
| Single sur mounting | ace | Crack | Supporting 🗔 be n | supporting pin must not ecessarily positioned eath the capacitor. | | |
| Double su mounting | face | Separation of solder Crack | Supporting | | | |
| (1) Soldering flu Do not use s (2) When applying the surface cleaning. 3- 5.Soldering 3-5-1. Flow soldering In flow sold Gradient" be Varistors, re | ay seriously a x having a ha oldering flux v ng water-solu of PC boards ng ering process tween the mo sulting in failu | affect the performance of the Varistor logen based content of 0.1 wt. % (co with strong acid. ble soldering flux, wash the Varistors may deteriorate the insulation resis s, abnormal and large thermal and bunted Varistors and melted solder i ures and damages of the Varistors, recommended conditions. | nverted to chlorine) or belo sufficiently because the so stance on the Varistor surf mechanical stresses, ca n a soldering bath, may be | w shall be used. oldering flux residue on face due to insufficient used by "Temperature applied directly to the | | |
| | | ng flux: II be applied to the mounted Varistor | s thinly and uniformly by fo | aming method. | | |
| The mo betweer (3) Immersi | unted Varisto the Varistors on into Solder | | shall be 150°C max. (100 t | to130°C) | | |
| (4) Gradual The Var 8°C/s ma | The Varistors shall be immersed into a soldering bath of 240 to 260°C for 3 to 5 seconds. (4) Gradual Cooling: The Varistors shall be cooled gradually to room ambient temperature with the cooling temperature rates of 8°C/s max. from 250°C to 170°C and 4°C/s max. from 170°C to 130°C. (5) Flux Cleaning: | | | | | |
| When th of device (6) One tim solderin | When the Varistors are immersed into a cleaning solvent, it shall be confirmed that the surface temperatures of devices do not exceed 100°C. (6) One time of flow soldering under the conditions shown in the figure below [Recommended profile of Flow soldering (Ex)] do not cause any problems. However, fully pay attention to the possible warp and bending of the PC board. | | | | | |
| | | | | | | |
| Note ; | | | | | | |



| CLASSIFICATION | SPECIFICATION | NS | | No. 151 | S-EZJ-S | CS001 |
|--|---|--|--|--|--------------------------------------|-----------------------------|
| SUBJECT | Multilayer Varistor, Chi | р Туре | | PAGE | | f 9 |
| | Common Specification (Preca | utions for L | Jse) | DATE | 25 Ma | |
| soldering devices. The solde | dering soldering of the Varistors, large tempera iron may cause electrical failures and ering shall be carefully controlled and ca ing recommended conditions for hand s | d mechanical | damages such as cra | cking or b | oreaking | of the |
| (a) S ¢ (b) P (b) P T S (c) T (c) T (1 (d) G | ition 1 (with preheating) oldering : 1.0mm Thread eutectic solder with sold Rosin-based and non-activated flux is re- reheating: he Varistors shall be preheated so tha oldering iron is 150°C or below. emperature of Iron tip: 300°C max. The required amount of solder shall be m radual Cooling: fter soldering, the Varistors shall be cool | commended. t "Temperatur nelted in adva | re Gradient" between th nce on the soldering tip. |) | and the | tip of |
| Rec | commended profile of Hand Soldering [E | x.] | | | | |
| | Soldering | | Allowable temperatu | | | |
| Pri | ΔT eheating 60 to 120 s $3 s max.$ | Gradual cooling | Size 0201 to 0805 | | <u>p. Tol.</u> 150 °C | |
| Modit (a) S Va (b) TI | ition 2 (without preheating) fication with a soldering iron is acceptab oldering iron tip shall never directly to aristors. he lands are sufficiently preheated with erminal electrode of the Varistor for solde | ouch the cer a soldering i ring. | amic dielectrics and te | erminal ele | ectrodes | of the |
| | Conditions of Hand sole | dering withou | t preheating Condition | | | |
| | Chip size | | 0201 to 0805 | | | |
| | Temperature of soldering iron | | 270 °C Max. | | <u> </u> | |
| | Wattage | | 20W Max. | | | |
| | Shape of soldering iron tip | | ϕ 3mm Max. | | | |
| electrical 3-6-2. Inappropri characte (1) If clea (a) TI co (b) TI de | Soldering time with soldering iron g Cleaning of soldering fluxes on the PC board after characteristics and reliability (particular riate cleaning conditions (Such as insur- ristics and reliability of the Varistors. aning is insufficient : he halogen substance in the residues of prrode. he halogen substance in the residues eteriorate the insulation resistance. /ater-soluble soldering flux may have m | ly, insulation of fficient cleani the soldering s of the sold | resistance) of the Variston ng, excessive cleaning) flux may cause the meta ering flux on the surfa | ors. may impa al of termin ace of the | air the el al electro Varistor | ectrica odes to s may |

| CLASSIFICATION | SPECIFICATIONS | No. 151S-EZJ-SCS001E | | | |
|---|--|-------------------------|--|--|--|
| SUBJECT | Multilayer Varistor , Chip Type | PAGE 8 of 9 | | | |
| | Common Specification (Precautions for Use) | DATE 25 May, 2004 | | | |
| (2) If cleaning is excessive : (a) Too much output of ultrasonic cleaning may deteriorate the strength of the terminal electrodes or cause | | | | | |

cracking in the solder and/or ceramic bodies of the Varistors due to vibrated PC boards.

The following conditions are for Ultrasonic cleaning.

Ultrasonic wave output: 20 W/L max.

Ultrasonic wave frequency: 40 kHz max.

Ultrasonic wave cleaning time: 5 min. max.

3-6-3. Cleaning with contaminated cleaning solvent may cause the same results in case of insufficient cleaning due to the high density of liberated halogen.

3-7.Process Inspection

When the mounted PC boards are inspected with measuring terminal pins, abnormal and excess mechanical stresses shall not be applied to the PC board and mounted components, to prevent failures or damages of the devices.

- (1) The mounted PC boards shall be supported by some adequate supporting pins setting their bending to 90 mm span 0.5mm max.
- (2) It shall be confirmed that measuring pins have a right tip shape, are equal in height and are set in the right positions.

The following figures are for your reference to avoid the possible bending of PC board.

| | NG Example | Recommended Example |
|---------------------|------------------------|--------------------------------|
| Bending of PC board | Check pin Separated | Check pin Supporting pin |


3-8.Protective Coat

When the surface of a PC board on which the Varistors have been mounted is coated with resin to protect against moisture and dust, it shall be confirmed that the protective coat does not have influences on the reliability of the Varistors in the actual equipment.

- (1) Coating materials, such as being corrosive and chemically active, shall not be applied to the Varistors and other components.
- (2) Coating materials with large thermal expansivity shall not be applied to the Varistors for preventing failures or damages (such as cracking) of the devices in the curing process.

3-9.Dividing/Breaking of PC Boards

- (1) Abnormal and excessive mechanical stresses such as bending or torsion as below, which cause cracking in the Varistors, on the components on the PC board shall be kept minimum in the dividing/breaking.
- (2) Dividing/Breaking of the PC boards shall be done carefully at moderate speed by using a jig or apparatus to prevent the Varistors on the boards from mechanical damages.




(3) Examples of PCB dividing/breaking jig

The outline of PC board breaking jig is shown below.

As a recommended example, Dividing/Breaking of the PC boards shall be done by holding the position near the jig where is free from bending, and so as to be compressive stress for the components such as the Varistors on the PC board.


And as a NG example, if holding the PC board at any position apart from the jig, tensile stress to the Varistor may cause cracking in the Varistors.



| LASSIFICATION SPECIFICATIONS | No. 151S-EZJ-SCS001E |
|---|-------------------------------|
| UBJECT Multilayer Varistor , Chip Type | PAGE 9 of 9 |
| Common Specification (Precautions for Use) | DATE 25 May, 2004 |
| 3- 10.Mechanical Impact (1) The Varistors shall be free from any excessive mechanical impact. The Varistor body, which is made of ceramics, may be damaged or cracked by dropping impact. Never use dropped varistors because their quality may be already impaired and its failure level of significance may be increased. Particularly, large size varistors tend to be damaged or cracked more easily. (2) When handling the PC boards on which the Capacitors are mounted, the Varistors shall not collide with another PC board. When mounted PC boards are handled or stored in a stacked state, impact caused by colliding between the corner of the PC board and the Varistor may cause damage or cracking in the Varistor. | Floor Crack Mounted PCB |
| . Other Various precautions described above are typical ones. For special mounting conditions, please contact us. | |

| CLASSFICATION | SF | PECIFICATION | SPECIFICATIONS | | | | | |
|---|--|--|--|--|---|-------------------|--------------|--|
| SUBJECT | | | | | | | PAGE 1 of 5 | |
| Та | | | | | | | 25 May, 2004 | |
| 1. Scope This specification app | blies to taped and | reeled packing for | Multilayer | varistors,chip | ype. | | | |
| 2. Applicable Standards EIAJ (Electric Industr JIS (Japanese Indu | ies Association of | Japan) Standard E andard JIS C 0806 | | 009B | | | | |
| | kaging is carried o : Shown in Fig : Shown in Fig | | llowing dia | agram | | | | |
| 3) Packaging3- 2.Packing Quantity | : We shall pac | k suitably in order | prevent da | amage during t | ransportation c | or storaç | je. | |
| 3) Packaging | : We shall pac | k suitably in order Carrier-Ta | | | ransportation c | or storaç | je. | |
| 3) Packaging3- 2.Packing Quantity | Thickness of | Carrier-Ta | pe | Quan | | or stora <u>c</u> | je. | |
| 3) Packaging | | | | Quan | tity (pcs./reel) | | ie. | |
| 3) Packaging 3- 2.Packing Quantity | Thickness of | Carrier-Ta | pe Taping | Quan ∳1t Packaging | tity (pcs./reel) 30mm Reel | tity | ie. | |
| 3) Packaging 3- 2.Packing Quantity Type | Thickness of Capacitor(mm) | Carrier-Ta Material | pe Taping Pitch | Quan ∳1t Packaging Code | tity (pcs./reel) 30mm Reel Quan | tity D | je. | |
| 3) Packaging 3- 2.Packing Quantity Type 06type (0201) | Thickness of Capacitor(mm) 0.30 +/- 0.03 | Carrier-Ta Material Paper Taping | pe Taping Pitch 2mm | Quan ¢11 Packaging Code V | tity (pcs./reel) 30mm Reel Quan 15000 | tity D | je. | |
| 3) Packaging 3- 2.Packing Quantity Type 06type (0201) 10type (0402) | Thickness of Capacitor(mm) 0.30 +/- 0.03 0.50 +/- 0.05 | Carrier-Ta Material Paper Taping Paper Taping | pe Taping Pitch 2mm 2mm | Quan ø1t Packaging Code V V V | tity (pcs./reel) 30mm Reel Quan 15000 10000 | tity D | ie. | |
| 3) Packaging 3- 2.Packing Quantity Type 06type (0201) 10type (0402) | Thickness of Capacitor(mm) 0.30 +/- 0.03 0.50 +/- 0.05 0.8 +/- 0.1 | Carrier-Ta Material Paper Taping Paper Taping Paper Taping | pe Taping Pitch 2mm 2mm 4mm | Quan ∳18 Packaging Code V V V V | tity (pcs./reel) 30mm Reel Quan 15000 10000 4000 | tity)) | ie. | |

Explanation of Part Numbers (Example)



3- 3.Marking on the Reel
The following items are described in the side of a reel in English at least.
1) Part Number
2) Quantity

- a) Lot Number
 4) Place of origin

| Note ; | 01 Apr, 2005 | Change the company name. Previous : Matsushita Electronic Components Co., Ltd. New : Panasonic Electronic Devices Co., Ltd. | | | | | | |
|--|--------------|---|----------|----------|--------|--|--|--|
| | | | APPROVAL | CHECK | DESIGN | | | |
| Panasonic Electronic Devices Co., Ltd. | | Y.Sakaguti | S.Endoh | Y.Sasaki | | | | |

